

03/01/00  
JCS  
U.S. PTO

03-02-00

PTO/SB/05 (4/98)

Approved for use through 09/30/2000, OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 12-1038

First Inventor or Application Identifier Thomas J. Kolze

Title ASYNCHRONOUS RESAMPLING FOR DATA TRANSPORT

Express Mail Label No. EJ830590855US

PRO  
151  
JC 5/00

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1.  \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2.  Specification [Total Pages 18]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3.  Drawing(s) (35 U.S.C. 113) [Total Sheets 3]
4. Oath or Declaration [Total Pages ]  
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i.  DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

\* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

5.  Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a.  Computer Readable Copy
  - b.  Paper Copy (identical to computer copy)
  - c.  Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7.  Assignment Papers (cover sheet & document(s))
8.  37 C.F.R. § 3.73(b) Statement  Power of  
(when there is an assignee)  Attorney
9.  English Translation Document (if applicable)
10.  Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS  
Citations
11.  Preliminary Amendment
12.  Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13.  \* Small Entity Statement(s)  Statement filed in prior application  
(PTO/SB/09-12)  Status still proper and desired
14.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15.  Other: Copy of Unsigned Declaration  
.....  
.....

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

Continuation  Divisional  Continuation-in-part (CIP)

of prior application No: /

Prior application information: Examiner \_\_\_\_\_

Group / Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label  
(Insert Customer No. or Attach bar code label here) or  Correspondence address below

Name	Patent Counsel		
	TRW Inc.		
Address	Law Department, E2/6072		
	One Space Park		
City	Redondo Beach	State	CA
Country		Telephone	(310) 812-4910
		Zip Code	90278
		Fax	(310) 812-2687

Name (Print/Type)	Robert W. Keller	Registration No. (Attorney/Agent)	25,347
Signature	Robert W. Keller	Date	3/1/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

CERTIFICATE OF MAILING  
Express Mail Mailing Label No. EJ830590855US  
Date of Deposit March 1, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner of Patents and Trademarks, Washington, DC 20231.

Mailer Lynn E. Cabiles  
(print)  
Mailer Lynn E. Cabiles  
(signature)

## ASYNCHRONOUS RESAMPLING FOR DATA TRANSPORT

### BACKGROUND OF THE INVENTION

5

This invention relates to the transport of a multiplex of sampled signals from one location to another, and more particularly relates to such transport accomplished asynchronously.

For the transport of a multiplex of sampled signals from one location to another, 10 there sometimes is a premium placed on maintaining fidelity for some of the sampled signals. Conventional processing of such sampled signals typically requires the original sampling clock (or a synchronously related version) in order to convert the digital data streams back into analog form. The conventional systems thus retain crucial sample time "information" contained in the sampling clock. The signal transport is sometimes 15 complicated by the large amount of data per signal and large number of signals which must be multiplexed. As a result, efficiency is important in order to minimize the number of additional signals and/or clocks transported.

Experience has shown that distributing the original sampling clock signals available at a first location to a distant second location (the endpoint of the data

transport) is prohibitively complex. In addition, there may be many such signals and clocks which require transport. Digital resampling of each data stream in the multiplex at the first location (onto a "suitable" clock signal, assuming a "suitable" clock signal is available) is unattractive because it results in a significant increase in word length prior  
5 to transport. Such a method is inefficient in that the amount of transported data is increased up to 50% by the resampling, if fidelity is strictly maintained. Time stamps can be imposed at the first location, but analysis shows that these are unable to provide the equivalent fidelity reconstruction available with the original sampling clock or with  
10 a resampling prior to transport, even with a significant change or improvement in the time-stamp implementation.

The present invention addresses the foregoing problems raised by conventional transport and provides alternative solutions.

#### BRIEF SUMMARY OF THE INVENTION

15 The invention is useful in a communication system for transporting a plurality of sampled signals from a first location to a second location. In such an environment, one or more data signals and a set of one or more synchronously-related clock signals exist at a first location. One or more reference signals are generated at the first location, preferably by a reference clock. At the first location, a phase signal  
20 is generated which represents at least an estimate of the difference in phase between one of the data clock signals and one of the reference signals. The one or more data signals and phase signal are transported to a second location. At the second location, resample filters are conditioned in response to the phase signal, preferably by a filter selector.

Each conditioned resample filter is responsive to the one or more data signals in order to generate one or more resampled data signals at the second location.

Digital signal processing or analog conversion may be accomplished on these one or more resampled data signals at the second location, using the second location's

5 reference clocks, with fidelity approaching processing with the synchronous sample clocks at the first location.

By using the foregoing techniques, data may be transported between locations with a degree of economy, convenience and accuracy unavailable by using the known transport techniques. For example, the addition of the phase signal to the transport

10 increases the transport data by less than 0.2%, while maintaining necessary fidelity provided by synchronous processing at the first location, in one application.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic block diagram of a preferred form of the present

15 invention as operated on a single sampled signal.

Figure 2 is a schematic block diagram of one alternative of the present invention applied to a multiplicity of sampled signals.

Figure 3 is a schematic block diagram of a second, preferred, implementation of the present invention applied to a multiplicity of sampled signals.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to Figure 1, a preferred form of the present invention is used to transport a single data signal from a first location 10 to a second location 40. Within location 10, there is a source 12 of one data signal and one clock signal. More specifically, source 12 comprises a data signal source 14 and a clock signal source 16. The data signal is transmitted over an M bit bus 18, and the clock signal is transmitted over a bus 20 which also provides an input to a phase difference estimator 22. Inputs are also received by estimator 22 over a bus 26 from one or more reference clocks 24 which generate reference signals. Phase difference estimator 22 generates a phase signal on an output bus 28 representing at least an estimate of the difference in phase between the data clock signal on bus 20 and the reference clock signal on bus 26. Mux and Buffer 30 multiplexes the phase differences 28 with the data signal 18 and buffers and formats for asynchronous transport. Bus 32 comprises a long distance communication line which transports the multiplexed data signal and phase signal to location 40.

At location 40, a clock 42 transmits clock pulses over a bus 44 to a Buffer and Demux 46 and a resample filter 50 which interpolates the data received over a bus 48 from buffer 46. Clock 42 may be asynchronous with respect to other clocks shown in the system, such as data clock 16. The data is clocked out of buffer 46 by the clock signals on bus 44. Filter 50 comprises a finite impulse response (FIR) filter which interpolates based on coefficients received over an input bus 52 from a filter selector 54. Selector 54 includes a coefficient read only memory (ROM) 56 addressed by signals received over an address bus 58 from an address interface 60 which conditions

the phase signal received on bus 28 in order to address ROM 56. Buffer and Demux 46 strips off the phase estimates and provides these to the Address Interface 60 over Bus 38.

In response to the coefficients read out of ROM 56, filter 50 generates resample 5 data signals that are transmitted over an output bus 51. Since the resampling process generates data in addition to the original M bits of data received on bus 48, the output bus 51 provides for M plus L bits of data.

Estimator 22 may comprise the phase estimate portion of part number G802480 manufactured by TRW, Inc.

Referring to Figure 2, location 100 is provided with multiple channels of 10 multiplexed synchronously sampled data signals on a bus 106 and is provided with a high rate clock signal on a bus 108. Data is transmitted on bus 106 at a rate of 800 megabytes per second (in one embodiment), and the clock signal on bus 108 has a frequency of 800 MHz. Busses 106 and 108 provide inputs to a conventional 15 demultiplexer 110 which separates the data and clock into individual channels, such as channels 132 and 133.

Channel 132 comprises a pair of busses 134 and 135. Bus 134 transmits M bits of data and bus 135 transmits a subharmonic of the 800 MHz clock signal. Channel 20 133 comprises an M bit data bus 138 and a clock bus 139 which transmits a subharmonic of the 800 MHz clock signal.

Demultiplexer 110 also extracts the frame synch signal transmitted on bus 106 from the data signals and supplies the frame synch-signal on a bus 112. Demultiplexer

110 also divides the 800 MHz clock signal to form a 50 MHz clock signal on an output conductor 114.

The frame synch signal and the 50 MHz clock signal provide inputs to a phase estimator 116 which also divides the 50 MHz clock in order to form a 2.5 MHz clock

5 118. Additional inputs to phase estimator 116 are provided by coherent reference clocks 120 which provide coherent (i.e., phase aligned) clock signals over buses 122 and 124.

Phase estimator 116 generates a phase signal on an output conductor 126 which

represents at least an estimate of the phase difference between the reference clock

signals and (a) the 50 MHz clock signal and (b) the 2.5 MHz clock signal. The 2.5

10 MHz clock signal from clock 118 provides ambiguity resolution information for the phase difference calculation. That is, the phase signal generated on bus 126 provides a phase difference between the phase of the reference clock signals and the 2.5 MHz clock signal, but with fidelity to the least significant bits relative to the 50 MHz clock signal. By using the 2.5 MHz and the 50 MHz clock signals, the embodiment of

15 Figure 2 can achieve a least significant bit fidelity to the phase of the 800 MHz clock signal (which is divided to form the 50 MHz clock signal).

Alternatively, rather than using the 2.5 MHz clock to resolve ambiguity, the phase estimator 116 may use the frame synch signal. In general, ambiguity resolution may be achieved by the lowest clock rate for which resampling is to occur, that is, the

20 lowest data clock for which the resampling function is required. However, the lowest clock rate used for ambiguity resolution must be synchronous with the 800 MHz clock.

Synchronization can be accomplished by dividing the 800 MHz clock by conventional dividers (not shown).

Still referring to Figure 2, a phase estimator clock signal is transmitted over a bus 128 to each of several data insertion modules, such as 130 and 131. There is one data insertion module for each of the channels of data, such as channels 132 and 133.

5 The phase estimate signal on bus 126 also is transmitted to each of the data insertion modules. The data insertion modules insert the phase signals on buses 126 as an extra bit in the data words transmitted on the channels. As a result, output data buses 142 and 146 transmit M plus 1 bits of data. Output busses 143 and 147 continue to carry subharmonics of the 800 MHz clock signal which was passed through from busses 135 and 139.

10 The data and clock signals from busses 142, 143, 146 and 147 provide inputs to a packetized transport and reassemble module 150. Module 150 includes communication channels which transmit data and clock signals between location 100 and a location 160 which may be many miles from location 100.

15 At location 160, only one channel of data and clock signals is shown. The other channels may be processed in a manner similar to the one channel illustrated in Figure 2. The illustrated channel comprises a clock bus 162 which transmits the 800 MHz clock and a data bus 164 which transmits the M plus 1 bits received on channel 142. Bus 164 provides an input to a demultiplexer circuit 166 which separates the data into a data bus 170 of M bits and a phase estimate bus 168 which transmits the phase estimate 20 signal to a selector 172 that may be identical to selector 54 shown in Figure 1. Coefficients are selected and provided to a resample or interpolate filter 176 over a bus 174. In the same manner described in connection with Figure 1, resample filter 176

provides resampled data signals over an output bus 180 and 800 MHz clock signals over an output bus 178.

In Figure 2, the phase estimates were multiplexed into each data signal stream by adding an extra bit to each sample. This may have advantages, in particular  
5 regarding legacy equipment. However, this does mean redundant information is included in the transport from location 100 to location 160 (since identical phase inserts are inserted multiple times). A more efficient approach is shown in Figure 3, with each phase estimate only inserted one time into the transport.

Referring to Figure 3, location 200 is provided with a multiplex of  
10 synchronously sampled data signals on a bus 206 and is provided with a high rate clock signal on a bus 208. Bus 206 transmits multiple channels of data signals at 800 megabytes per second (in one embodiment) and also transmits multiple channels of clock signals at 800 MHz over a bus 208. Buses 206 and 208 provide an input to a frame synch extract and clock divider module 210 which passes the multiple channels  
15 of data signals at 800 megabytes per second over buses 212 and passes the 800 megahertz clock signals over buses 214. Module 210 also extracts the frame synch signal from the data signals and transmits it over an output bus 218. Module 210 also divides the 800 MHz clock signal to generate a 50MHz clock signal over a bus 216.

A phase estimator 116 receives the frame synch signal and 50 MHz clock  
20 signal, and also receives coherent (e.g., phase aligned) reference clock signals from clocks 120 over input busses 122 and 124. Estimator 116 includes a 2.5 MHz clock 118. Phase estimator 116 operates in the same manner described in connection with estimator 116 shown in Figure 2 and provides a phase estimate signal over bus 126 on a

clock signal over bus 128 in the manner previously described. In general, the components of Figure 3 which bear the same numbers as components shown in Figure 2 are constructed the same and operate in the same manner described in connection with Figure 2.

5 As shown in Figure 3, only a single phase estimate signal on bus 126 is provided for the multiple channels of data on buses 212 and the multiple channels of clocks on busses 214.

The data and clocks on buses 212 and 214 are assembled into data packets by a packatize format and forward error correction (FEC) encode module 230. Similarly, 10 the phase estimate signal on bus 126 and the clock on bus 128 are also assembled into data packets by module 230. All of the packets are transmitted over a communication line 232 to location 240 which may be at a distance of many miles from location 200.

At location 240, a packet to data stream assembly, FEC decode and demultiplex module 242 divides the data and clocks into multiple channels, including data channels 15 1-N and corresponding clock channels as shown. Only two pairs of the data and clock channels are illustrated in Figure 3. For example, in channel 1, data signals are transmitted over a data bus 244 and clock signals are transmitted over a clock bus 245. Similarly, in channel N, data signals are transmitted over a bus 248 and corresponding clock signals are transmitted over a bus 249.

20 The phase estimate signal is recovered by module 242 and is transmitted over a bus 252 to selectors, such as selectors 254 and 255. There is one selector for each channel (i.e., N selectors). The selectors transmit coefficients over buses 258 and 259 to resample filters 262 and 263 as shown. There is one resample filter for each

channel. As a result, there are N resample filters in total, only two of which are illustrated in Figure 3. Resample or interpolate filters 262 and 263 operate in the same manner as resample or interpolate filter 50 shown in Figure 1. As a result, resampled data signals are transmitted over buses 266 and 267, and corresponding clock signals 5 are transmitted over buses 270 and 271.

The phase estimate signals on bus 126 must be put in packets by module 230 frequently enough to provide adequate phase estimates for selectors 254 and 255 and resample filters 262 and 263. Even at low data stream sample rates, there are, for example, greater than 50 samples of data for each phase estimate. At this point, the 10 phase estimates are not time critical. Phase estimates may be added to the data samples with only one bit.

Referring to Figure 3, owing to the resample filters, the phase estimates on bus 252 need not be generated frequently, and there is no urgency in aligning these estimates precisely with the data bits in the high rate serial stream, such as bus 244. 15 The phase difference information on bus 252 is not time critical (relative to the high rate serial clock on bus 245). Thus, the phase estimate need not be handled and delivered with nanosecond timing alignment to the serial data on bus 244.

Still referring to Figure 3, the phase estimate on bus 126 may be performed on a divided down clock from the 800 MHz clock signal on bus 208. The estimated phase 20 signal on bus 126 is inserted into the high rate multiplexed data stream one signal or one packet at a time for use by the multiplex data streams at location 240. This represents the minimal processing at location 200, and the minimal amount of overhead data added to the transport, and it retains the fidelity of the clocks in locations 200 and

240. As pointed out previously, two resampler phase estimates may be needed for  
ambiguity resolution, one for the highest resampling clock (e.g., 50 MHz) and one for  
the lowest (e.g., 2.5 MHz). These two phase estimates (modulo 360°) may be  
combined into a single phase estimate which extends beyond 360° (i.e., resolved  
5 ambiguity). Alternatively, the frame synch signal on bus 218 may be used for  
ambiguity resolution.

Those skilled in the art will recognize that the preferred embodiments may be  
altered and modified without departing from the true spirit and scope of the invention as  
defined in the accompanying claims. For example, selector 54 may compute the  
10 coefficients used by filter 50.

WHAT IS CLAIMED IS:

1        1. In a communication system, apparatus for transporting a plurality of sampled  
2 signals from a first location to a second location comprising in combination:  
3              a source of one or more data signals and one or more clock signals at said  
4 first location;

5              a reference clock generating one or more reference signals at said first  
6 location;

7              a phase difference estimator generating a phase signal representing at least an  
8 estimate of the difference in phase between one of said clock signals and one of said  
9 reference signals;

10              a communication channel transmitting said one or more data signals, said one  
11 or more clock signals and said phase signal to said second location;

12              a resample filter located at said second location;

13              a selector responsive to said phase signal for conditioning the resample filter  
14 in response to said phase signal, said conditioned resample filter being responsive to said  
15 one or more data signals for generating one or more resampled data signals at the second  
16 location.

1        2. Apparatus, as claimed in claim 1, wherein said selector comprises a memory  
2 storing coefficients for said resample filter.

1        3. Apparatus, as claimed in claim 2, wherein the memory is addressed in  
2 response to said phase signal.

1        4. Apparatus, as claimed in claim 1, wherein said selector computes coefficients  
2 for said resample filter.

1        5. Apparatus, as claimed in claim 1, and further comprising a buffer at the  
2 second location for storing said one or more data signals.

1        6. Apparatus, as claimed in claim 5, and further comprising a second source of  
2 one or more clock signals located at the second location for clocking said one or more data  
3 signals from said buffer to said resample filter, said second source being unsynchronized  
4 with said first source.

1        7. Apparatus, as claimed in claim 1, wherein said data signals comprise a  
2 plurality of channels of multiplexed data signals and wherein said source comprises a  
3 demultiplexer arranged to separate said plurality of channels into individual channels and  
4 to generate one or more divided clock signals divided down from said clock signals.

1        8. Apparatus, as claimed in claim 7, wherein said demultiplexer extracts a  
2 frame synch signal derived from said multiplexed data signals, wherein said one or more  
3 reference signals comprise one or more coherent reference signals and wherein said phase  
4 difference estimator generates said phase signal in response to said frame synch signal, at  
5 least one of said divided clock signals and at least one of said one or more coherent  
6 reference signals.

1        9. Apparatus, as claimed in claim 7, wherein said one or more divided clock  
2 signals comprises a first divided clock signal having a first frequency and a second divided  
3 clock signal having a second frequency less than said first frequency and wherein said  
4 phase difference estimator generates said phase signal in response to said first and second  
5 divided clock signals and at least one of said one or more coherent reference signals.

1        10. Apparatus, as claimed in claim 7, and further comprising a data insertion  
2 module arranged to insert said phase signal into said plurality of channels.

1        11. Apparatus, as claimed in claim 1, wherein said one or more data signals  
2 further comprise frame synch signals and wherein said one or more reference signals  
3 comprise one or more coherent reference signals.

1        12. Apparatus, as claimed in claim 11, wherein said phase difference estimator  
2 generates said phase signal in response to at least one of said frame synch signals and at  
3 least one of said one or more coherent reference signals.

1        13. Apparatus, as claimed in claim 12, wherein said one or more clock signals  
2 comprise a first clock signal having a first frequency and a second clock signal having a  
3 second frequency less than said first frequency and wherein said phase difference  
4 estimator generates said phase signal in response to said first and second clock signals and  
5 at least one of said one or more coherent reference signals.

1        14. Apparatus, as claimed in claim 11, and further comprising a packetizing  
2 module arranged to transmit said data signals, said clock signals and said phase signal in  
3 packets.

1        15. Apparatus, as claimed in claim 14, wherein said one or more data signals  
2 comprises a plurality of channels of multiplexed synchronously sampled data signals and  
3 wherein said phase signal comprises a separate phase signal for each said channel.

1        16. In a communication system, a method of transporting a plurality of sampled  
2 signals from a first location to a second location comprising in combination:  
3              processing one or more data signals and one or more clock signals at said  
4              first location;

5 generating one or more reference signals at said first location;  
6 generating at said first location a phase signal representing at least an  
7 estimate of the difference in phase between one of said clock signals and one of said  
8 reference signals;  
9 transmitting said one or more data signals, said one or more clock signals  
10 and said phase signal to said second location;  
11 resample filtering said one or more data signals at said second location;  
12 conditioning the resample filtering in response to said phase signal, said  
13 conditioned resample filtering being responsive to said one or more data signals for  
14 generating one or more resampled data signals at the second location.

1 17. A method, as claimed in claim 16, wherein said conditioning comprises  
2 storing coefficients for said resample filtering

1 18. A method, as claimed in claim 17, wherein said conditioning further  
2 comprises addressing said coefficients in response to said phase signal.

1 19. A method as claimed in claim 16, wherein said conditioning comprises  
2 computing coefficients for said resample filtering.

1 20. A method, as claimed in claim 16, wherein said transmitting comprises  
2 storing said one or more data signals at the second location.

1 21. A method, as claimed in claim 20, and further comprising clocking said data  
2 signals at said second location after said storing, said clocking being unsynchronized with  
3 said data clock signals at said first location.

1 22. A method, as claimed in claim 16, wherein said processing comprises:  
2 processing a plurality of channels of multiplexed data signals;

3 dividing at least one of said clock signals into one or more divided clock  
4 signals; and

5 demultiplexing said plurality of channels into individual channels.

1        23. A method, as claimed in claim 22, and further comprising deriving a frame  
2        synch signal from said multiplexed data signals, wherein said generating one or more  
3        reference signals comprises generating one or more coherent reference signals and  
4        wherein said generating at said first location a phase signal comprises generating said  
5        phase signal in response to said frame synch signal, at least one of said divided clock  
6        signals and at least one of said one or more coherent reference signals.

1            24. A method, as claimed in claim 22, wherein said dividing comprises dividing  
2        said clock signals into a first divided clock signal having a first frequency and a second  
3        divided clock signal having a second frequency less than said first frequency and wherein  
4        said generating at said first location a phase signal comprises generating said phase signal  
5        in response to said first and second divided clock signals and at least one of said one or  
6        more coherent reference signals.

1           25. A method, as claimed in claim 22, and further comprising inserting said  
2 phase signal into said plurality of channels.

1            26. A method, as claimed in claim 16, wherein said processing comprises  
2 deriving a frame synch signal from said data signals, generating one or more divided clock  
3 signals derived from said clock signals and wherein said generating one or more reference  
4 signals comprises generating one or more coherent reference signals.

1        27. A method, as claimed in claim 26, wherein said generating at said first  
2 location a phase signal comprises generating said phase signal in response to said frame  
3 synch signal and at least one of said one or more coherent reference signals.

1        28. A method, as claimed in claim 26, wherein said generating one or more  
2 divided clock signals comprises generating a first divided clock signal having a first  
3 frequency and a second divided clock signal having a second frequency less than said first  
4 frequency and wherein said generating at said first location a phase signal comprises  
5 generating said phase signal in response to said first and second divided clock signals and  
6 at least one of said one or more coherent reference signals.

1        29. A method, as claimed in claim 26, and further comprising transmitting said  
2 data signals, said clock signals and said phase signal in packets to said second location.

1        30. A method, as claimed in claim 29, wherein said processing one or more data  
2 signals comprises processing a plurality of channels of multiplexed synchronously sampled  
3 data signals and wherein said generating at said first location a phase signal comprises  
4 generating a separate phase signal for each of said plurality of channels.

## ASYNCHRONOUS RESAMPLING FOR DATA TRANSPORT

### ABSTRACT OF THE DISCLOSURE

A data and clock signals from a source (12) are transmitted from a location (10)

5    to a distant location (40) together with a phase signal which estimates the difference in phase between a data clock signal and a reference clock signal generated by a reference clock (24) at location (10). At the second location (40), the phase signal is used to address coefficients stored in a read only memory (56) which are used to condition a resample or interpolate filter (50) which generates resampled data signals.

FIG. 1






FIG. 2



三  
四



DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled ASYNCHRONOUS RESAMPLING FOR DATA TRANSPORT the specification of which

                 is attached hereto

                 was filed on \_\_\_\_\_ as Application  
Serial No. \_\_\_\_\_ and was amended on  
\_\_\_\_\_.  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

<u>NONE</u> (Number)	<u>                </u> (Country)	<u>                </u> (Day/Mo./Yr. Filed)	<u>                </u> Yes	<u>                </u> No
-------------------------	--------------------------------------	--	--------------------------------	-------------------------------

Docket No. 12-1038

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u>NONE</u> (Number)	<u>          </u> (Country)	<u>          </u> (Day/Mo./Yr. Filed)	<u>          </u> (Status)
-------------------------	--------------------------------	--	-------------------------------

I hereby appoint as principal attorneys:

Robert W. Keller, Reg. No. 25,347  
Michael S. Yatsko, Reg. No. 28,135  
Connie M. Thousand, Reg. No. 43,191  
William M. Wesley, Reg. No. 26,521

each with full power to prosecute this application, to transact all business in the United States Patent and Trademark Office connected therewith, and to appoint and revoke associate and substitute associate attorneys.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Address all telephone calls to: (310) 812-4910

Address all correspondence to: PATENT COUNSEL  
TRW Inc.  
Space & Electronics Group  
One Space Park, E2/6072  
Redondo Beach, California 90278

Docket No. 12-1038

Full name of sole or first inventor Thomas J. Kolze  
Inventor's signature \_\_\_\_\_ Date: \_\_\_\_\_  
Residence Phoenix, Arizona  
Citizenship United States  
Post Office Address 16037 S. 18th Place, Phoenix, Arizona 85048

Full name of second inventor Holly C. Osborne  
Inventor's signature \_\_\_\_\_ Date: \_\_\_\_\_  
Residence Redondo Beach, California  
Citizenship United States  
Post Office Address 2915 Perkins Lane, Redondo Beach, California 90278

0555163000 03001000